The Stanford Smart Memories polymorphic chip-multiprocessor architecture was conceived as a unified multipurpose
hardware architecture base, capable of supporting a variety of programming models and per-application optimizations
. Backing the architectural claims, our team of PhD students set out to implement this challenging design in silicon, targeting 90nm technology. Now, with 55M transistors covering 61mm2, this is one.

Download Attachment,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,