Login to Your Account

F Polls
Results 1 to 2 of 2

Thread: Notes for Vector and Pipeline processing

  1. #1
    Passionate FaaDoO Engineer prasanjeet roy's Avatar
    Join Date
    Jan 2011
    Blog Entries

    Gender: : Male

    Branch: : Computer Science Engineering

    Send Private Message
    Send Friend Request

    Ppt 32 Notes for Vector and Pipeline processing

    •Parallel Processing
    • Pipelining
    • Arithmetic Pipeline
    • Instruction Pipeline
    • RISC Pipeline
    • Vector Processing
    • Array Processors

    Attached Files for Direct Download
      File Name:
      File Size:
      313.0 KB
    * Click on the 'file icon' or 'file name' to start downloading

  2. #2
    Fuchcha FaaDoO Engineer
    Join Date
    Aug 2012

    Gender: : Male

    Branch: : Computer Science Engineering

    City : Sholapur

    Send Private Message
    Send Friend Request

    Re: Notes for Vector and Pipeline processing

    Flynn's taxonomy

    From Wikipedia, the free encyclopedia


    Flynn's taxonomy is a classification of computer architectures, proposed by Michael J. Flynn in 1966.

    • 1 Classifications
    • 2 Diagram comparing classifications
    • 3 Further divisions
    • 4 References
    • 5 External links


    The four classifications defined by Flynn are based upon the number of concurrent instruction (or control) and data streams available in the architecture:
    Single Instruction, Single Data stream (SISD)A sequential computer which exploits no parallelism in either the instruction or data streams. Single control unit (CU) fetches single Instruction Stream (IS) from memory. The CU then generates appropriate control signals to direct single processing element (PE) to operate on single Data Stream (DS) i.e. one operation at a timeExamples of SISD architecture are the traditional uniprocessor machines like a PC (currently manufactured PCs have multiple processors) or old mainframes.
    Single Instruction, Multiple Data streams (SIMD)A computer which exploits multiple data streams against a single instruction stream to perform operations which may be naturally parallelized. For example, an array processor or GPU.Multiple Instruction, Single Data stream (MISD)Multiple instructions operate on a single data stream. Uncommon architecture which is generally used for fault tolerance. Heterogeneous systems operate on the same data stream and must agree on the result. Examples include the Space Shuttle flight control computer.Multiple Instruction, Multiple Data streams (MIMD)Multiple autonomous processors simultaneously executing different instructions on different data. Distributed systems are generally recognized to be MIMD architectures; either exploiting a single shared memory space or a distributed memory space. A multi-core superscalar processor is an MIMD processor.

    Diagram comparing classifications

    Visually, these four architectures are shown below where each "CPU" is a central processing unit:

    Further divisions

    As of 2006, all the top 10 and most of the TOP500 supercomputers are based on a MIMD architecture.
    Some further divide the MIMD category into the following categories:Single Program, Multiple Data (SPMD)Multiple autonomous processors simultaneously executing the same program (but at independent points, rather than in the lockstep that SIMD imposes) on different data. Also referred to as 'Single Process, multiple data'- the use of this terminology for SPMD is erroneous and should be avoided, as SPMD is a parallel execution model and assumes multiple cooperating processes executing a program. SPMD is the most common style of parallel programming.[The SPMD model and the term was proposed by Frederica Darema. Gregory F. Pfister was a manager of the RP3 project, and Darema was part of the RP3 team.Multiple Program Multiple Data (MPMD)Multiple autonomous processors simultaneously operating at least 2 independent programs. Typically such systems pick one node to be the "host" ("the explicit host/node programming model") or "manager" (the "Manager/Worker" strategy), which runs one program that farms out data to all the other nodes which all run a second program. Those other nodes then return their results directly to the manager. An example of this would be the Sony PlayStation 3 game console, with its SPU/PPU processor architecture.Even further subdivisions are sometimes considered.

Tags for this Thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts