Please share verilog notes if you have .Thanks